STPCELITE datasheet(76/87 Pages) STMICROELECTRONICS

76 / 87 page

DESIGN GUIDELINES

76/87

Release 1.3 - January 29, 2002

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

6.4.3.3. Board Layout Issues

The physical layout of the motherboard PCB

assumed in this presentation is as shown in Figure

6-22. For the PCI interface, the most critical signal

is the clock. Any skew between the clocks at the

PCI components and the STPC will impact the

timing budget. In order to get well matched clocks

at all components it is recommended that all the

PCI clocks are individually driven from a serial

resistance with matched routing lengths. In other

words, all clock line lengths that go from the

resistor to the PCI chips (PCICLKx) must be

identical.

The figure below is for PCI devices soldered on-

board. In the case of a PCI slot, the wire length

must be shortened by 2.5" to compensate the

clock layout on the PCI board. The maximum

clock skew between all devices is 2ns according

to PCI specifications.

The Figure 6-23 describes a typical clock delay

implementation. The exact timing constraints are

listed in the PCI section of the Electrical

Specifications Chapter.

Figure 6-22. Typical PCI clock routing

Length(PCICLKI) = Length(PCICLKx) with x = {A,B,C}

Note: The value of 22 Ohms corresponds to tracks with Z0 = 70 Ohms.

PCICLKI

PCICLKO

PCICLKA

PCICLKB

PCICLKC

Device A

Device B

Device C

Figure 6-23. Clocks relationships

PCICLKO

PCICLKI

HCLK

PCICLKx

STPCELITE Folha de dados(PDF) 76 Page - STMicroelectronics

STPCELITE Folha de dados(HTML) 76 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Folha de dados Download

Ligação URL