| Os motores de busca de Datasheet de Componentes eletrônicos |
|
STKM2000 Folha de dados(PDF) 4 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STKM2000 Folha de dados(HTML) 4 Page - STMicroelectronics |
|
4 / 10 page ![]() CAD SUPPORT: A.D.S. (Analog Design System) SGS-THOMSON Microelectronics has introduced a sophisticated CAD approach to reduce the development leadtime and to increase design flexibility and safety. Programmable cells in the library are defined as: q alternative cell or, q adjustable cell or, q telescopic cell or, q parametrisable cell Some specific parts of the design are automatically handled by an analog design manager, in order to: q reduce capture errors q make unexperienced designer’s task easier q improve schematics lisibility q check electrical design rules (Analog or Digital) The Analog Design manager takes into account: q transconductance block generation q automatic cell biasing q unconnected pins and power down processing q multipower supplies processing A major step has been made with the introduction of function generator and compiler approaches to improve design automation and design efficiency. Operational amplifier generator From a generic symbol and some properties, several parameters of the amplifier will be adjusted: q Biasing current which controls major parameters of amplifier (gain-bandwidth, slew rate, power consumption). q Frequency compensation which allows to adjust and optimize the dynamic parameters versus the capacitive and resistive load. q Power down capabilities. q Supply voltage of the cell. A specific software manages all these properties and automatically updates all libraries included in the design flow: macro models and transistor level models, footprint, GDS2 layout, LVS netlist. Figure 3: Analog Design System (A.D.S.) flow Digital Analog Symbols Schematic Capture Data Base Filter Compiler DIGITAL Generator D Netlist Extractor Analog Generator G G Programmable Cells Generation G Behavioral Models Top Level Simulation SABER Digital Models D G Transistor Models Place & Route Cells Boxes G Analog Simulation ST SPICE Digital Simulation HILO 3 Back Annotation GDSII File DRC/LVS Cells Layout G PG Tape ® STKM2000 SERIES 4/10 |
|
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |