| Os motores de busca de Datasheet de Componentes eletrônicos |
|
AT89C5132-ROTIL Folha de dados(PDF) 112 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C5132-ROTIL Folha de dados(HTML) 112 Page - ATMEL Corporation |
|
112 / 182 page ![]() 112 4173E–USB–09/07 AT89C5132 18.4.2 Reception (Modes 1, 2 and 3) To prepare for reception, write to SCON register, setting SM0 and SM1 Bits according to Table 89, and set the REN bit. The actual reception is then initiated by a detected high-to-low transition on the RXD pin. 18.4.3 Framing Error Detection (Modes 1, 2 and 3) Framing error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register as shown in Figure 18-11. When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two devices. If a valid stop bit is not found, the software sets FE bit in SCON register. Software may examine FE bit after each reception to check for data errors. Once set, only soft- ware or a chip reset clears FE bit. Subsequently received frames with valid stop Bits cannot clear FE bit. When the framing error detection feature is enabled, RI rises on stop bit instead of the last data bit as detailed in Figure 18-17. Figure 18-11. Framing Error Block Diagram 18.4.4 Baud Rate Selection (Modes 1 and 3) In modes 1 and 3, the Baud Rate is derived either from the Timer 1 or the Internal Baud Rate Generator and allows different baud rate in reception and transmission. As shown in Figure 18-12, the selection is done using RBCK and TBCK Bits in BDRCON register. Figure 18-13 gives the baud rate calculation formulas for each baud rate source. Table 90 details Internal Baud Rate Generator configuration for different peripheral clock frequencies and gives baud rates closer to the standard baud rates. Figure 18-12. Baud Rate Source Selection (Modes 1 and 3) SM0 1 0 SMOD0 PCON.6 SM0/FE SCON.7 Framing Error Controller FE 0 1 RBCK BDRCON.2 T1 CLOCK To Serial IBRG CLOCK Rx Port 0 1 TBCK BDRCON.3 T1 CLOCK To Serial IBRG CLOCK Tx Port ÷ 16 ÷ 16 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |