STA014T datasheet(18/45 Pages) STMICROELECTRONICS

18 / 45 page

DATA_REQ_ENABLE

Address: 0x18 (24)

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

MSB

LSB

Description

buffered output clock

request signal

MUTE

Address: 0x14 (20)

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

MSB

LSB

XXXXX

X = don’t care; 0 = normal operation; 1 = mute

The MUTE command is handled according to the

state of the decoder, as described in section 2.5.

MUTE sets the clock running.

CMD_INTERRUPT

Address: 0x16 (22)

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

MSB

LSB

XXXXXXX

X = don’t care;

0 = normal operation;

1 = write into I

2C/Ancillary Data

The INTERRUPT is used to give STA014 the

command to write into the I2C/Ancillary Data

Buffer (Registers: 0x7E ... 0xB5). Every time the

Master has to extract the new buffer content it

writes into this register, setting it to a non-zero

value.

The DATA_REQ_ENABLE register is used to

configure Pin n. 28 working as buffered output

clock or data request signal, used for multimedia

mode.

The buffered Output Clock has the same fre-

quency than the input clock (XTI)

SYNCSTATUS

Address: 0x40 (64)

Type: RO

Software Reset: 0x00

Hardware Reset: 0x00

MSB

LSB

Description

SS1

SS0

Research of sync word

Wait for Confirmation

Synchronised

STA014-STA014B-STA014T

18/45

STA014T Folha de dados(PDF) 18 Page - STMicroelectronics

STA014T Folha de dados(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Folha de dados Download

Ligação URL