Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

ST7262 Folha de dados(PDF) 49 Page - STMicroelectronics

Nome de Peças ST7262
Descrição Electrónicos  LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7262 Folha de dados(HTML) 49 Page - STMicroelectronics

Back Button ST7262 Datasheet HTML 45Page - STMicroelectronics ST7262 Datasheet HTML 46Page - STMicroelectronics ST7262 Datasheet HTML 47Page - STMicroelectronics ST7262 Datasheet HTML 48Page - STMicroelectronics ST7262 Datasheet HTML 49Page - STMicroelectronics ST7262 Datasheet HTML 50Page - STMicroelectronics ST7262 Datasheet HTML 51Page - STMicroelectronics ST7262 Datasheet HTML 52Page - STMicroelectronics ST7262 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 132 page
background image
ST7262
49/132
PWM AUTO-RELOAD TIMER (Cont’d)
PWM CONTROL REGISTER (PWMCR)
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7:6 = Reserved.
Bit 5:4 = OE[1:0]
PWM Output Enable
These bits are set and cleared by software. They
enable or disable the PWM output channels inde-
pendently acting on the corresponding I/O pin.
0: PWM output disabled.
1: PWM output enabled.
Bit 3:2 = Reserved.
Bit 1:0 = OP[1:0]
PWM Output Polarity
These bits are set and cleared by software. They
independently select the polarity of the two PWM
output signals.
Notes:
– When an OPx bit is modified, the PWMx output
signal polarity is immediately reversed.
– If DCRx=FFh then the output level is always 0.
– If DCRx=00h then the output level is always 1.
DUTY CYCLE REGISTERS (DCRx)
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7:0 = DC[7:0]
Duty Cycle Data
These bits are set and cleared by software.
A DCRx register is associated with the OCRx reg-
ister of each PWM channel to determine the sec-
ond edge location of the PWM signal (the first
edge location is common to all channels and given
by the ARR register). These DCR registers allow
the duty cycle to be set independently for each
PWM channel.
70
00
OE1
OE0
00
OP1
OP0
PWMx output level
OPx
Counter <= OCRx
Counter > OCRx
10
0
01
1
70
DC7
DC6
DC5
DC4
DC3
DC2
DC1
DC0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com