Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

STB5701 Folha de dados(PDF) 20 Page - STMicroelectronics

Nome de Peças STB5701
Descrição Electrónicos  350 to 400 MHz FSK/ASK receiver (ST-RECORD01 family)
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STB5701 Folha de dados(HTML) 20 Page - STMicroelectronics

Back Button STB5701 Datasheet HTML 16Page - STMicroelectronics STB5701 Datasheet HTML 17Page - STMicroelectronics STB5701 Datasheet HTML 18Page - STMicroelectronics STB5701 Datasheet HTML 19Page - STMicroelectronics STB5701 Datasheet HTML 20Page - STMicroelectronics STB5701 Datasheet HTML 21Page - STMicroelectronics STB5701 Datasheet HTML 22Page - STMicroelectronics STB5701 Datasheet HTML 23Page - STMicroelectronics STB5701 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 35 page
background image
Functional description
STB5701
20/35
4.2.4
Loop filter
An external PLL loop filter is connected to pin LF (PIN 8). The loop filter controls the
dynamic behavior of the PLL, primarily lock time and reference spur levels. Generally, the
PLL lock time is a small fraction of the overall receiver start-up time. The crystal oscillator is
the largest contributor to start-up time.
4.3
Receiver section
The integrated receiver is intended to be used as a single-conversion FSK/ASK receiver. It
consists of a low noise amplifier, mixer, IF filter, limiter, FSK demodulator, a LPF amplifier,
and a data slicer. The received strength signal indicator (RSSI) can be used for fast carrier
sense detection or as amplitude shift keying, (ASK) demodulator.
4.3.1
Low Noise Amplifier (LNA)
Figure 4.
LNA block diagram
The LNA is based on a cascode topology for low-noise, high gain and good reverse
isolation. The LNA output is directly connected to the mixer removing the external output
matching.
It has 2 step gain managed by an internal AGC. This AGC circuit monitors the RSSI output.
The AGC has a hysteresis of ~10dB.
RSSI
Threshold
I2C
(LNA_GAIN)
Clk
Delay
(1) IN_LNA
32
GND_LNA
(2) VCC_LNA
Image Rejection Mixer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com