Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SERC816 Folha de dados(PDF) 13 Page - STMicroelectronics

Nome de Peças SERC816
Descrição Electrónicos  SERCOS INTERFACE CONTROLLER
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SERC816 Folha de dados(HTML) 13 Page - STMicroelectronics

Back Button SERC816 Datasheet HTML 9Page - STMicroelectronics SERC816 Datasheet HTML 10Page - STMicroelectronics SERC816 Datasheet HTML 11Page - STMicroelectronics SERC816 Datasheet HTML 12Page - STMicroelectronics SERC816 Datasheet HTML 13Page - STMicroelectronics SERC816 Datasheet HTML 14Page - STMicroelectronics SERC816 Datasheet HTML 15Page - STMicroelectronics SERC816 Datasheet HTML 16Page - STMicroelectronics SERC816 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 23 page
background image
13/23
SERCON816
3.5.5 Read Access of Dual Port RAM
Figure 9. Read Access of Dual Port RAM
Notes: 1. Setup time input signals to falling edge RDN (Intel or Motorola mode with low active strobe) or rising edge RDN (Motorola mode
with high active strobe)
Symbol
Parameter
Min.
Typ.
Max.
Unit
tASU
Setup time A11-0, (Note 1)
10
ns
Setup time MCSN0-1, if both signals are activated
simultaneously. (Note 1)
5ns
Setup time MCSN0-1, if one of these both signals is activated
10 ns earlier. (Note 1)
0ns
Setup time BHEN, WRN (only Motorola mode), (Note 1)
0
ns
tAHD
hold time A11-0, BHEN, MCSN0-1, WRN (only Motorola
mode) to rising edge RDN (Intel Motorola mode with low
active strobe) or falling edge RDN (Motorola mode with high
active strobe)
0ns
tRDNCLK
Cycle time of RAM read clock
SBAUD16 = 1 (fRDNCLK = fSCLK)
1 / fSCLK
SBAUD16 = 0 (fRDNCLK = 2 * fSCLK)
0.5 / fSCLK
tMRDD
access time RDN to D15-0 valid
2 * tRDNCLK
+ 30
ns
tMBSY
delay RDN to BUSYN low
15
ns
tMBHD
Delay BUSYN high to D15-0 valid
2 * tRDNCLK
+ 30
ns
tRDZ
Delay RDN to D15-0 high-Z
20
ns
tRD1
RDN and WRN high after end of read access
15
ns
A10-0, BHEN,
MCSN0-1,
WRN (Motorola mode)
RDN
D15-0
BUSYN
tMBSY
tMBHD
tRDZ
tRD1
tMRDD
tASU
tAHD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com