MPC855T datasheet(41/80 Pages) FREESCALE

41 / 80 page

MPC860 PowerQUICC™ Family Hardware Specifications, Rev. 8

Freescale Semiconductor

IEEE 1149.1 Electrical Specifications

Figure 34 provides the reset timing for the debug port configuration.

Figure 34. Reset Timing—Debug Port Configuration

10 IEEE 1149.1 Electrical Specifications

Table 13 provides the JTAG timings for the MPC860 shown in Figure 35 through Figure 38.

Table 13. JTAG Timing

Num

Characteristic

All Frequencies

Unit

Min

Max

J82

TCK cycle time

100.00

—

J83

TCK clock pulse width measured at 1.5 V

40.00

—

J84

TCK rise and fall times

0.00

10.00

J85

TMS, TDI data setup time

5.00

—

J86

TMS, TDI data hold time

25.00

—

J87

TCK low to TDO data valid

—

27.00

J88

TCK low to TDO data invalid

0.00

—

J89

TCK low to TDO high impedance

—

20.00

J90

TRST assert time

100.00

—

J91

TRST setup time to TCK low

40.00

—

J92

TCK falling edge to output valid

—

50.00

J93

TCK falling edge to output valid out of high impedance

—

50.00

J94

TCK falling edge to output high impedance

—

50.00

J95

Boundary scan input valid to TCK rising edge

50.00

—

J96

TCK rising edge to boundary scan input invalid

50.00

—

CLKOUT

SRESET

DSCK, DSDI

R70

R82

R80

R81

MPC855T Folha de dados(PDF) 41 Page - Freescale Semiconductor, Inc

MPC855T Folha de dados(HTML) 41 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Folha de dados Download

Ligação URL