AS7038RB datasheet(79/127 Pages) AMSOSRAM

79 / 127 page

Document Feedback

AS7038RB

Functional Description

Datasheet

• PUBLIC

DS000726

• v2-00 • 2021-Jun-02

126

│ 78

Addr: 0x28

LTF_CONTROL

Bit

Bit Name

Default

Access

Bit Description

ltf_start

R_PUSH

Writing 1 starts the counter, and it will run for

the specified time (itime). Afterwards it stops

automatically and interrupt is flagged.

writing 0 to the counter stops it as well.

reading the value returns whether the counter

is running.

If ltf_fifo_mode is non-zero, then FM

conversions are done continuously until a 0 is

written to this bit again.

AZ_CONTROL (Address 0x29)

Figure 96:

AZ_CONTROL Register

Addr: 0x29

AZ_CONTROL

Bit

Bit Name

Default

Access

Bit Description

7:2

Do not use

RW_SM

Do not use

az_enable_1

RW_SM

Writing a '1' to this register starts the AZ

engine for channel 1. This is usually not

necessary, as AZ is executed automatically

before the first LTF integration (unless

az_disable_auto is set) The bit is cleared to '0'

automatically when the AZ has finished. You

cannot write a '0' to this register.

az_enable_0

RW_SM

The same as az_enable_1, but for channel 0.

OFFSET0 (Address 0x2a)

Figure 97:

OFFSET0 Register

Addr: 0x2a

OFFSET0

Bit

Bit Name

Default

Access

Bit Description

7:0

offset0[7:0]

RW_SM

This register holds the value of the offset on the

channel 0 OpAmp. It can be overwritten, and it

gets overwritten by the auto-zero mechanism. The

value is in sign/magnitude encoding.

The value is ±127, sign/magnitude

AS7038RB Folha de dados(PDF) 79 Page - ams-OSRAM AG

AS7038RB Folha de dados(HTML) 79 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL