Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

M25PE80-VMP6TP Folha de dados(PDF) 8 Page - Numonyx B.V

Nome de Peças M25PE80-VMP6TP
Descrição Electrónicos  8-Mbit, page-erasable serial flash memory with byte alterability, 75 MHz SPI bus, standard pinout
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NUMONYX [Numonyx B.V]
Página de início  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M25PE80-VMP6TP Folha de dados(HTML) 8 Page - Numonyx B.V

Back Button M25PE80-VMP6TP Datasheet HTML 4Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 5Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 6Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 7Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 8Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 9Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 10Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 11Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 12Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 66 page
background image
Signal descriptions
M25PE80
8/66
2
Signal descriptions
2.1
Serial data output (Q)
This output signal is used to transfer data serially out of the device. Data is shifted out on the
falling edge of serial clock (C).
2.2
Serial data input (D)
This input signal is used to transfer data serially into the device. It receives instructions,
addresses, and the data to be programmed. Values are latched on the rising edge of serial
clock (C).
2.3
Serial clock (C)
This input signal provides the timing of the serial interface. Instructions, addresses, or data
present at serial data input (D) are latched on the rising edge of serial clock (C). Data on
serial data output (Q) changes after the falling edge of serial clock (C).
2.4
Chip select (S)
When this input signal is High, the device is deselected and serial data output (Q) is at high
impedance. Unless an internal read, program, erase or write cycle is in progress, the device
will be in the standby mode (this is not the deep power-down mode). Driving Chip Select (S)
Low selects the device, placing it in the active power mode.
After power-up, a falling edge on Chip Select (S) is required prior to the start of any
instruction.
2.5
Reset (Reset)
The reset (Reset) input provides a hardware reset for the memory.
When reset (Reset) is driven High, the memory is in the normal operating mode. When reset
(Reset) is driven Low, the memory will enter the reset mode. In this mode, the output is high
impedance.
Driving reset (Reset) Low while an internal operation is in progress will affect this operation
(write, program or erase cycle) and data may be lost.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com