20 / 26 page
20 of 26
RF2722
Proposed
Rev A4 DS050919
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
At power up the SDI address 011111 should be written to set up the default reset states of all registers. Note that programmed
settings will be lost if power to the part is removed.
The figure below shows a timing diagram for the serial interface. The slave select (SS) pin is normally high. A serial transfer is
initiated by taking SS low. The address and data bits on the serial data in (SDI) pin are shifted in on rising edges of the serial
clock (SCLK) pin. Twelve data bits follow the four address bits. The data is latched and changes take effect on the rising edge
of SS. Refer to the Electrical Specifications for the timing requirements.
Tcwh
Tcwl
Tcs
Th
LSB
...
MSB
...
Tcs
Tsu
...
Tcs
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
