STM32H533CEU6 datasheet(20/231 Pages) STMICROELECTRONICS

20 / 231 page

Functional overview

STM32H533xx

20/231

DS14539 Rev 1

•

Supported cache accesses:

–

supports both write-back and write-through policies (selectable with AHB

bufferable attribute)

–

read and write-back always allocated

–

write-through always non-allocated (write-around)

–

supports byte, half-word and word writes

•

TrustZone security support

•

Maintenance operations for software management of cache coherency:

–

full cache invalidation (non interruptible)

–

address range clean and/or invalidate operations (background task, interruptible)

•

Error management: detection of error for master port request initiated by DCACHE (line

eviction or clean operation), with optional interrupt raising

3.3

Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory

and to prevent one task to accidentally corrupt the memory or the resources used by other

active tasks. This memory area is organized into up to 20 protected areas (12 secure and 8

non-secure). The MPU regions and registers are banked across secure and non-secure

states.

The MPU is especially helpful for applications where critical or certified code must be

protected against the misbehavior of other tasks. It is usually managed by an RTOS

(real-time operating system).

If a program accesses a memory location prohibited by the MPU, the RTOS can detect it

and take action. In an RTOS environment, the kernel can dynamically update the MPU area

setting based on the process to be executed.

3.4

Embedded flash memory

The devices feature 512 Kbytes of embedded flash memory for storing programs and data.

The flash memory supports high-cycle data area of up to 100 K cycles.

The flash memory interface features:

•

dual-bank operating modes

•

read-while-write (RWW)

This allows a read operation to be performed from one bank while an erase or program

operation is performed to the other bank. Each bank contains 32 pages of 8 Kbytes.

The flash memory embeds a 2-Kbyte OTP (one-time programmable) for user data, and up

to 96 Kbytes supporting high cycling capability (100 K cycles), to be used for data

(EEPROM emulation).

STM32H533CEU6 Folha de dados(PDF) 20 Page - STMicroelectronics

STM32H533CEU6 Folha de dados(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL