UCD3138RHAT.B datasheet(18/99 Pages) TI2

18 / 99 page

Table 8-1. PMBus/SMBus/I2C Timing (continued)

PARAMETER

TEST CONDITIONS

MIN

TYP MAX

UNIT

t(SU:DAT)

Data setup time

100

t(TIMEOUT)

Error signal/detect(2)

t(LOW)

Clock low period

1.3

µs

t(HIGH)

Clock high period(3)

0.6

µs

t(LOW:SEXT)

Cumulative clock low slave extend

time(4)

Clock/data fall time

Fall time tf = 0.9 VDD to (VILmax – 0.15)

20 + 0.1

Cb(5)

300

Clock/data rise time

Rise time tr = (VILmax – 0.15) to (VIHmin + 0.15)

20 + 0.1

Cb(5)

300

Total capacitance of one bus line

400

(1)

Fast mode, 400 kHz

(2)

The device times out when any clock low exceeds t(TIMEOUT).

(3)

t(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This

specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0] = 0).

(4)

t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.

(5)

Cb (pF)

Figure 8-1. I2C/SMBus/PMBus Timing Diagram

Figure 8-2. Bus Timing in Extended Mode

UCD3138

SLUSAP2J – MARCH 2012 – REVISED NOVEMBER 2021

www.ti.com

Submit Document Feedback

Product Folder Links: UCD3138

UCD3138RHAT.B Folha de dados(PDF) 18 Page - Texas Instruments

UCD3138RHAT.B Folha de dados(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

Folha de dados Download

Ligação URL