Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SRC4382IPFBT Folha de dados(PDF) 30 Page - Texas Instruments

Nome de Peças SRC4382IPFBT
Descrição Electrónicos  Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI2 [Texas Instruments]
Página de início  https://www.ti.com
Logo TI2 - Texas Instruments

SRC4382IPFBT Folha de dados(HTML) 30 Page - Texas Instruments

Back Button SRC4382IPFBT Datasheet HTML 26Page - Texas Instruments SRC4382IPFBT Datasheet HTML 27Page - Texas Instruments SRC4382IPFBT Datasheet HTML 28Page - Texas Instruments SRC4382IPFBT Datasheet HTML 29Page - Texas Instruments SRC4382IPFBT Datasheet HTML 30Page - Texas Instruments SRC4382IPFBT Datasheet HTML 31Page - Texas Instruments SRC4382IPFBT Datasheet HTML 32Page - Texas Instruments SRC4382IPFBT Datasheet HTML 33Page - Texas Instruments SRC4382IPFBT Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 85 page
background image
www.ti.com
SY C
N
BLS
(input)
BLS
(output)
Block Start
(Frame 0startshere)
DIGITAL INTERFACE RECEIVER (DIR) OPERATION
PL 1
L
AE 3
S
Decoder
Pulse
Generator
PL 2
L
128f
S
256f
S
512f
S
Clock
Divider
Divide by
1,2, 4,or8
DataStream
De-M x
u
RX1+(pin1)
RX1
(pin2)
-
RX2+(pin3)
RX2
(pin4)
-
RX3+(pin5)
RX3
(pin6)
-
RX4+(pin7)
RX4
(pin8)
-
LOCK
(pin 11)
RXCKO
(pin 12)
RXCKO
BYPMUX[10
: ]
R MUX[
X
1:0]
RXCLK
MC K
L
RXCKI
RXCKOF[1:0]
Ch1
.
(Left)
Audio
Ch2
.
(Right)
Audio
Cha ne
n
l
Status
Channel
Status
User
Daa
t
User
Daa
t
UserAccess
(UA)Buffers
Receiver
Access
(RA)Buffers
To
DIT
ToSPI orI CHostInterface
2
Receiver
Sy c
n
Generator
RCV_SYNC
Errorand
StatusOutputs
ToDIT Buffer
andLine Driver
Reference
Clock
Source
To
DIT
SRC4382
SBFS030C – JANUARY 2006 – REVISED SEPTEMBER 2007
Figure 66. DIT Block Start Timing
The DIR performs AES3 decoding and clock recovery and provides the differential line receiver functions. The
lock range of the DIR includes frame/sampling rates from 20kHz to 216kHz. Figure 67 shows the functional block
diagram for the DIR.
Four differential line receivers are utilized for signal conditioning the encoded input data streams. The receivers
can be externally configured for either balanced or unbalanced cable interfaces, as well as interfacing with
CMOS logic level inputs from optical receivers or external logic circuitry. See Figure 68 for a simplified schematic
for the line receiver. External connections are discussed in the Receiver Input Interfacing section.
Figure 67. Digital Interface Receiver (DIR) Functional Block Diagram
30
Submit Documentation Feedback
Copyright © 2006–2007, Texas Instruments Incorporated
Product Folder Link(s): SRC4382



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com