| Os motores de busca de Datasheet de Componentes eletrônicos |
|
D950-CORE Folha de dados(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE Folha de dados(HTML) 32 Page - STMicroelectronics |
|
32 / 89 page ![]() 32/89 D950-Core 4.4 General Purpose P-Port 4.4.1 Introduction The P-Port is an 8-bit (P0/P7) general purpose parallel port in which each port pin can be individually programmed as input (level or falling edge sensitive) or output.1 The data direction and sensitivity for each bit are programmed through PCDR and PCSR 8-bit registers. Port inputs are sampled on each INCYCLE rising edge. Detection of a level change is performed, provided the input remains at the same level for at least one INCYCLE cycle.2 The Port input data is stored into the 8-bit Port Input Register (PIR). The Port output data is stored into the 8-bit Port Output Register (POR).3 Figure 4.13 D950-Core Parallel I/O Port Notes 1: PPort can be used as a branch condition. 2: PIR value is set to 1 on falling edge detection,until the port is tested. 3: The significant bit are 8-LSBs (8-MSBs=undefined when reading). PORT INPUT REG. (PIR) EDGE/LEVEL SENSITIVITY FALLING EDGE DETECTION LEVEL DETECTION PORT OUTPUT REG. (POR) PORT CONTROL DIRECTION REG. (PCDR) PORT CONTROL SENSITIVITY REG. (PCSR) YD 16 P0 / P7 PORT CONDITION TO P.C.U. 8 VR02017N 8 P_EN 5 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |