| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MPC8358E Folha de dados(PDF) 21 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8358E Folha de dados(HTML) 21 Page - Freescale Semiconductor, Inc |
|
21 / 112 page ![]() MPC8360E/MPC8358E PowerQUICC™ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 2 Freescale Semiconductor 21 DDR and DDR2 SDRAM Table 16 provides the DDR capacitance when GVDD(typ) = 2.5 V. 6.2 DDR and DDR2 SDRAM AC Electrical Characteristics This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface. 6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications Table 17 provides the input AC timing specifications for the DDR2 SDRAM interface when GVDD(typ) = 1.8 V. Table 18 provides the input AC timing specifications for the DDR SDRAM interface when GVDD(typ) = 2.5 V. Input current (0 V ≤VIN ≤ OVDD)IIN —±10 μA Notes: 1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times. 2. MVREF is expected to be equal to 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver. Peak-to-peak noise on MVREF may not exceed ±2% of the DC value. 3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREF. This rail should track variations in the DC level of MVREF. 4. Output leakage is measured with all outputs disabled, 0 V ≤ V OUT ≤ GVDD. Table 16. DDR SDRAM Capacitance for GVDD(typ) = 2.5 V Parameter/Condition Symbol Min Max Unit Notes Input/output capacitance: DQ, DQS CIO 68 pF 1 Delta input/output capacitance: DQ, DQS CDIO —0.5 pF 1 Note: 1. This parameter is sampled. GVDD = 2.5 V ± 0.125 V, f = 1 MHz, TA = 25°C, VOUT = GVDD/2, VOUT (peak to peak) = 0.2 V. Table 17. DDR2 SDRAM Input AC Timing Specifications for GVDD(typ) = 1.8 V At recommended operating conditions with GVDD of 1.8 V ± 5%. Parameter Symbol Min Max Unit Notes AC input low voltage VIL —MVREF – 0.25 V AC input high voltage VIH MVREF + 0.25 — V Table 18. DDR SDRAM Input AC Timing Specifications Mode for GVDD(typ) = 2.5 V At recommended operating conditions with GVDD of 2.5 V ± 5%. Parameter Symbol Min Max Unit Notes AC input low voltage VIL —MVREF – 0.31 V Table 15. DDR SDRAM DC Electrical Characteristics for GVDD(typ) = 2.5 V (continued) |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |