AX88190AL datasheet(24/49 Pages) ASIX

24 / 49 page

AX88190A

PCMCIA Fast Ethernet MAC Controller

ASIX ELECTRONICS CORPORATION

4.3.10 Inter-frame gap Segment 1(IFGS1) Offset 12H (Read/Write)

FIELD

NAME

DESCRIPTION

Reserved

6:0

IFG

Inter-frame Gap Segment 1. Default value 1cH.

4.3.11 Inter-frame gap Segment 2(IFGS2) Offset 13H (Read/Write)

FIELD

NAME

DESCRIPTION

Reserved

6:0

IFG

Inter-frame Gap Segment 2. Default value 11H.

4.3.12 MII/EEPROM Management Register (MEMR) Offset 14H (Read/Write)

FIELD

NAME

DESCRIPTION

EECLK EECLK

EEPROM Clock

EEO

EEPROM Data Out

EEI

EEPROM Data In

EECS

EEPROM Chip Select

MDO

MII Data Out

MDI

MII Data In

MDIR

MII STA MDIO signal Direction

MII Read Control Bit, assert this bit let MDIO signal as the input signal. Deassert this bit

let MDIO as output signal.

MDC

MII Clock

4.3.13 Test Register (TR) Offset 15H (Write)

FIELD

NAME

DESCRIPTION

Reserved

MPSEL Media Priority Select : default value is logic 0

MPSEL

/SLINK

Media Selected

SNI

MII

Depand on MPSET bit

MPSET Media Set by Program : The signal is valid only when MPSEL is set to high.

When MPSET is logic 0 , SNI is selected.

When MPSET is logic 1 , MII is selected.

TF16T

Test for Collision, default value is logic 0

TPE

Test pin Enable, default value is logic 0

2:0

IFG

Select Test Pins Output, default value is logic 0

4.3.14 General Purpose Input Register (GPI) Offset 18H (Read)

FIELD

NAME

DESCRIPTION

7:4

Reserved

GPI3

This register reflects GPI[3] input value

GPI2

This register reflects GPI[2] input value

GPI1

This register reflects GPI[1] input value

GPI0

This register reflects GPI[0] input value

AX88190AL Folha de dados(PDF) 24 Page - ASIX Electronics Corporation

AX88190AL Folha de dados(HTML) 24 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Folha de dados Download

Ligação URL