DS2430ASLASHT datasheet(16/16 Pages) DALLAS

16 / 16 page

DS2430A

16 of 16

NOTES:

1) All voltages are referenced to ground.

2) VPUP = external pullup voltage.

3) Input load is to ground.

4) An additional reset or communication sequence cannot begin until the reset high time has expired.

5) Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is

guaranteed to be valid within 1

μs of this falling edge.

6) VIH is a function of the external pullup resistor and VPUP.

7) Capacitance on the data pin could be 800pF when power is first applied. If a 5k

Ω resistor is used to

pull up the data line to VPUP, 5μs after power has been applied the parasite capacitance will not affect

normal communications.

8) The Reset Low Time (tRSTL) should be restricted to a maximum of 960μs, to allow interrupt signaling;

otherwise it could mask or conceal interrupt pulses.

9) Under certain low voltage conditions VILMAX may have to be reduced to as much as 0.5V to always

guarantee a Presence Pulse.

10) The Copy Scratchpad takes 10ms maximum, during which the voltage on the 1-Wire bus must not fall

below 2.8V.

11) Depending on the 1-Wire communication speed and the bus load characteristics, the optimal pullup

resistor value will be in the 1.5k

Ω to 5kΩ range.

12) The optimal sampling point for the master is as close as possible to the end time of the 15μs tRDV

period without exceeding tRDV. For the case of a Read-One Time slot, this maximizes the amount of

time for the pullup resistor to recover to a high level. For a Read-Zero Time slot, it ensures that a read

will occur before the fastest 1-Wire device(s) releases the line.

13) The duration of the low pulse sent by the master should be a minimum of 1μs with a maximum value

as short as possible to allow time for the pullup resistor to recover the line to a high level before the 1-

Wire device samples in the case of a Write-One Time or before the master samples in the case of a

Read-One Time.

DS2430A/T Folha de dados(PDF) 16 Page - Dallas Semiconductor