ST8024CTR datasheet(13/30 Pages) STMICROELECTRONICS

13 / 30 page

ST8024

Electrical characteristics

13/30

Note:

All parameters remain within limits but are tested only statistically for the temperature

range. When a parameter is specified as a function of VDD or VCC it means their actual value

at the moment of measurement.

To meet these specifications, pin VCC should be decoupled to CGND using two ceramic

multilayer capacitors of low ESR both with values of 100 nF and 100 nF (see Figure 10.).

Permitted capacitor values are 100 + 100 nF, or 220 nF.

Transition time and duty factor definitions are shown in Figure 3.;

δ = t1/(t1+ t2).

Pin CMDVCC is active LOW; pin RSTIN is active HIGH; for CLKDIV1 and CLKDIV2

functions see Table 19.

6Pin PRES is active LOW; pin PRES is active HIGH see Figure 8. and Figure 9.; PRES has

an integrated 1.25 µA current source to GND. (PRES to VDD); the card is considered

present if at least one of the inputs PRES or PRES is active.

Figure 3.

Definition of output and input transition times

Table 19.

Timing (VDD = 3.3V, VDDP = 5V, fXTAL = 10MHz, unless otherwise noted. Typical values are

to TA = 25°C)

Symbol

Parameter

Test Conditions

Min.

Typ.

Max.

Unit

tACT

Activation time

(See

Figure 5.)180

220

µs

tDE

Deactivation time

(See

Figure 7.)60

100

µs

Start of the windows for sending

CLK to card

(See

Figure 6.)130

µs

End of the windows for sending

CLK to card

(See

Figure 6.)140

µs

tdebounce

Debounce time pins PRES and

PRES

(See

Figure 8.)140

µs

ST8024CTR Folha de dados(PDF) 13 Page - STMicroelectronics

ST8024CTR Folha de dados(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Folha de dados Download

Ligação URL