| Os motores de busca de Datasheet de Componentes eletrônicos |
|
LTC1264CSW Folha de dados(PDF) 12 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1264CSW Folha de dados(HTML) 12 Page - Linear Technology |
|
12 / 16 page ![]() 12 LTC1264 1264fb S APPLICATI I FOR ATIO first stage and decreasing the R1 resistor of the last stage by the same amount (multiplying the R1 resistor of the first stage and dividing the R1 resistor of the last stage by 2 for narrowband filter, and by 5 for wideband filter is a good rule of thumb). This adjustment may, however, increase the filter’s passband noise. Figure 11. Mode 1b Bandpass Filter Figures 12 and 13 show the gain response graphs of the 40kHz Butterworth bandpass design described above. The passband gain response graph (Figure 12) shows a 40kHz gain of – 0.4dB and a tilted passband from 37kHz to 43kHz. These errors are due to the 1% resistors used and the side- to-side matching of the LTC1264 fCLK-to-fCENTER ratio which typically is 0.4%. To adjust for 0dB gain at 40kHz, reduce the value of R1 in the first stage by 5%. To adjust for a flat passband, adjust by ±1% the value of R6 in stages 3 and 4. Adjusting R6 compensates for the side-to-side matching errors. Please refer to Figure 5 equations defin- ing fO and Q as a function of R6. The sequence of 2nd order stages and the bandpass gain HOBP of each stage will determine the gain peaks at the filter’s intermediate outputs. A given internal output can have several dB more gain than the final filter output. Gain peaks occur around the corners of the passband. The gain peaks can be reduced by increasing the R1 resistor of the Figure 12. Passband Gain vs Frequency 40kHz Butterworth Bandpass FREQUENCY (kHz) 30 1.0 0.5 0 –0.5 –1.0 –1.5 –2.0 –2.5 –3.0 –3.5 –4.0 46 1264 F12 34 38 42 50 32 36 40 44 48 MODE 1b VS = ±7.5V fCLK = 1MHz fCLK/fCENTER = 25:1 Figure 13. Gain vs Frequency 40kHz Butterworth Bandpass FREQUENCY (kHz) 10 10 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 74 1264 F13 26 42 58 90 18 34 50 66 82 MODE 1b VS = ±7.5V fCLK = 1MHz fCLK/fCENTER = 25:1 R1 R2 R1 R2 IN 1264 F11 OUT INV B HPB/NB BPB LPB SB AGND V+ SA LPA BPA HPA/NA INV A INV C HPC/NC BPC LPC SC V– CLK SD LPD BPD HPD/ND INV D R3 R3 R1 R2 R2 R3 R1 LTC1264 R5 R6 R6 R5 fCLK R3 R5 R6 R5 R6 STAGE 2 STAGE 4 STAGE 3 STAGE 1 |
|
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |