Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

TSL25213 Folha de dados(PDF) 29 Page - OSRAM GmbH

Nome de Peças TSL25213
Descrição Electrónicos  Highly Sensitive Ambient Light Sensor with Selective Flicker Detection and Fast Sampling for Brightness Control or Auxiliary to Camera
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  OSRAM [OSRAM GmbH]
Página de início  http://www.osram.com
Logo OSRAM - OSRAM GmbH

TSL25213 Folha de dados(HTML) 29 Page - OSRAM GmbH

Back Button TSL25213 Datasheet HTML 25Page - OSRAM GmbH TSL25213 Datasheet HTML 26Page - OSRAM GmbH TSL25213 Datasheet HTML 27Page - OSRAM GmbH TSL25213 Datasheet HTML 28Page - OSRAM GmbH TSL25213 Datasheet HTML 29Page - OSRAM GmbH TSL25213 Datasheet HTML 30Page - OSRAM GmbH TSL25213 Datasheet HTML 31Page - OSRAM GmbH TSL25213 Datasheet HTML 32Page - OSRAM GmbH TSL25213 Datasheet HTML 33Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 81 page
background image
Page 28
Datasheet, Public
Document Feedback
[v3-00] 2022-Dec-21
TSL2521 − Register O ver view
STATUS Register
Figure 32:
STATUS
Note(s):
1. Return to the Register Map (0x93).
Addr: 0x93
STATUS
Bit
Field
Reset
Type
Bit Description
7MINT
0
R/W
Modulator Interrupt: Indicates that a modulator interrupt
has occurred because of saturation. Check the STATUS2
register to differentiate between analog or digital
saturation. Writing 1 to this bit clear MINT and all
subsequent interrupts.
6:4
Reserved
0
3AINT
0
R/W
ALS Interrupt. If AIEN is set, this interrupt indicates that an
ALS event that met the programmed ALS thresholds (AILT or
AIHT) and persistence (APERS) occurred. Check the STATUS3
register to differentiate. Writing 1 to this bit clear AINT and
all subsequent interrupts.
2FINT
0
R/W
FIFO Interrupt. Indicates that the data level in the FIFO met
the programmed FIFO thresholds (FIFO_LVL and FIFO_THR).
This interrupt is automatically asserted/removed depending
on the programmed FIFO thresholds. Writing 1 to this bit
clears FINT. The interrupt, however, will be promptly
asserted again in case the FIFO has not been read out or
cleared.
1Reserved
0
0SINT
0
R/W
System Interrupt. If SIEN is set, indicates that one or more of
several events has occurred or is complete. The events
related to this interrupt are indicated in the STATUS5
register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com