56F803 datasheet(35/57 Pages) FREESCALE

35 / 57 page

56F803 Technical Data, Rev. 16

Freescale Semiconductor

3.5.4

Phase Locked Loop Timing

3.6 External Bus Asynchronous Timing

Table 3-9 PLL Timing

Operating Conditions: V

SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C

Characteristic

Symbol

Min

Typ

Max

Unit

External reference crystal frequency for the PLL1

An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work

correctly. The PLL is optimized for 8MHz input crystal.

ZCLK may not exceed 80MHz. For additional information on ZCLK and fout/2, please refer to the OCCS chapter in the

User Manual. ZCLK = fop

This is the minimum time required after the PLL set-up is changed to ensure reliable operation.

fosc

MHz

PLL output frequency 2

fout/2

—

110

MHz

PLL stabilization time 3 0o to +85oC

tplls

—1

PLL stabilization time3 -40o to 0oC

tplls

—

100

200

Table 3-10 External Bus Asynchronous Timing1, 2

Operating Conditions: V

SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz

Characteristic

Symbol

Min

Max

Unit

Address Valid to WR Asserted

tAWR

6.5

—

WR Width Asserted

Wait states = 0

Wait states > 0

tWR

7.5

(T*WS) + 7.5

—

WR Asserted to D0–D15 Out Valid

tWRD

—4.2

Data Out Hold Time from WR Deasserted

tDOH

4.8

—

Data Out Set Up Time to WR Deasserted

Wait states = 0

Wait states > 0

tDOS

2.2

(T*WS) + 6.4

—

RD Deasserted to Address Not Valid

tRDA

0—

Address Valid to RD Deasserted

Wait states = 0

Wait states > 0

tARDD

18.7

(T*WS) + 18.7

—

56F803 Folha de dados(PDF) 35 Page - Freescale Semiconductor, Inc

56F803 Folha de dados(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Folha de dados Download

Ligação URL