Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

WM9711L Folha de dados(PDF) 49 Page - Wolfson Microelectronics plc

Nome de Peças WM9711L
Descrição Electrónicos  Low Power Audio CODEC for Portable Applications
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM9711L Folha de dados(HTML) 49 Page - Wolfson Microelectronics plc

Back Button WM9711L Datasheet HTML 45Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 46Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 47Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 48Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 49Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 50Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 51Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 52Page - Wolfson Microelectronics plc WM9711L Datasheet HTML 53Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 65 page
background image
Production Data
WM9711L
w
PD Rev 4.3 August 2006
49
AC-Link powerdown occurs when PR4 (register 26h, bit 12) is set (see “Power Management”
section).
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
End of Slot 2 to BITCLK and SDATAIN
low
tS2_PDOWN
1.0
µs
COLD RESET (ASYNCHRONOUS, RESETS REGISTER SETTINGS)
RESETB
BITCLK
t
RST_LOW
t
RST2CLK
Figure 13 Cold Reset Timing
Note:
For correct operation SDATAOUT and SYNC must be held LOW for entire RESETB active
low period otherwise the device may enter test mode. See AC'97 specification or Wolfson
applications note WAN104 for more details.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
RESETB active low pulse width
tRST_LOW
1.0
µs
RESETB inactive to BITCLK startup
delay
tRST2CLK
162.8
ns
WARM RESET (ASYNCHRONOUS, PRESERVES REGISTER SETTINGS)
Figure 14 Warm Reset Timing
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
SYNC active high pulse width
tSYNC_HIGH
1.3
µs
SYNC inactive to BITCLK startup
delay
tRST2CLK
162.4
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com