Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

WM8766GEDS/V Folha de dados(PDF) 15 Page - Wolfson Microelectronics plc

Nome de Peças WM8766GEDS/V
Descrição Electrónicos  24-bit, 192kHz 6-Channel DAC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8766GEDS/V Folha de dados(HTML) 15 Page - Wolfson Microelectronics plc

Back Button WM8766GEDS/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8766GEDS/V Datasheet HTML 19Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 36 page
background image
Production Data
WM8766
w
PD Rev 4.1 July 2005
15
DIGITAL AUDIO INTERFACE
MASTER AND SLAVE MODES
The audio interface operates in either Slave or Master mode, selectable using the MS control bit. In
both Master and Slave modes DIN1/2/3 are always inputs to the WM8766 and DOUT is always an
output. The default is Slave mode.
In Slave mode, LRCLK and BCLK are inputs to the WM8766 DIN1/2/3 and LRCLK are sampled by
the WM8766 on the rising edge of BCLK.
By setting the control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3 and LRCLK are
sampled on the falling edge of BCLK and DOUT changes on the rising edge of BCLK
BCLK
DIN1/2/3
LRCLK
WM8766
DAC
DSP/
DECODER
3
Figure 11 Slave Mode
In Master mode, LRCLK and BCLK are outputs from the WM8766 (Figure 12). LRCLK and BCLK are
generated by the WM8766. DIN1/2/3 are sampled by the WM8766 on the rising edge of BCLK.
By setting control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3 are sampled on the
falling edge of BCLK, and DOUT changes on the rising edge of BCLK.
BCLK
DIN1/2/3
LRCLK
WM8766
DAC
DSP/
DECODER
3
Figure 12 Master Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com