WM8590GEDSSLASHV datasheet(19/51 Pages) WOLFSON

19 / 51 page

Production Data

WM8590

PD Rev 4.0 January 2006

Figure 11 Master Mode

AUDIO INTERFACE FORMATS

Audio data is applied to the internal DAC filters or output from the ADC filters, via the Digital Audio

Interface. 5 popular interface formats are supported:

•

Left Justified mode

•

Right Justified mode

•

2S mode

•

DSP Mode A

•

DSP Mode B

All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the

exception of 32 bit right justified mode, which is not supported.

In left justified, right justified and I

2S modes, the digital audio interface receives DAC data on the DIN

input and outputs ADC data on DOUT. Audio Data for each stereo channel is time multiplexed with

ADCLRC/DACLRC indicating whether the left or right channel is present. ADCLRC/DACLRC is also

used as a timing reference to indicate the beginning or end of the data words.

In left justified, right justified and I

2S modes; the minimum number of BCLKs per DACLRC/ADCLRC

period is 2 times the selected word length. ADCLRC/DACLRC must be high for a minimum of word

length BCLKs and low for a minimum of word length BCLKs. Any mark to space ratio on

ADCLRC/DACLRC is acceptable provided the above requirements are met.

In DSP Mode A or B, DACLRC is used as a frame sync signal to identify the MSB of the first word.

The minimum number of DACBCLKs per DACLRC period is 2 times the selected word length. Any

mark to space ratio is acceptable on DACLRC provided the rising edge is correctly positioned. The

ADC data may also be output in DSP Modes A or B, with ADCLRC used as a frame sync to identify

the MSB of the first word. The minimum number of ADCBCLKs per ADCLRC period is 2 times the

selected word length.

LEFT JUSTIFIED MODE

In left justified mode, the MSB of DIN is sampled by the WM8590 on the first rising edge of

DACBCLK following a DACLRC transition. The MSB of the ADC data is output on DOUT and

changes on the same falling edge of ADCBCLK as ADCLRC and may be sampled on the rising edge

of ADCBCLK. ADCLRC and DACLRC are high during the left samples and low during the right

samples (Figure 12).

ADCBCLK

DOUT

ADCLRC

DIN

DACLRC

WM8590

CODEC

DVD

Controller

DACBCLK

WM8590GEDS/V Folha de dados(PDF) 19 Page - Wolfson Microelectronics plc

WM8590GEDS/V Folha de dados(HTML) 19 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Folha de dados Download

Ligação URL