STA323W datasheet(35/71 Pages) STMICROELECTRONICS

35 / 71 page

STA323W

35/71

The external clock frequency provided to the XTI pin must be a multiple of the input sample

frequency (fs). The correlation between the input clock and the input sample rate is

determined by the status of the MCSx bits and the IR (Input Rate) register bits. The MCSx

bits determine the PLL factor generating the internal clock and the IR bit determines the

oversampling ratio used internally.

7.1.2

Interpolation ratio select

The STA323W has variable interpolation (re-sampling) settings such that internal

processing and DDX output rates remain consistent. The first processing block interpolates

by either 2 times or 1 time (pass-through) or provides a down-sample by a factor of 2.

The IR bits determine the re-sampling ratio of this interpolation.

Table 14.

IR and MCS settings for input sample rate and clock rate

Input sample rate

fs (kHz)

MCS(2..0)

000

001

010

011

100

101

32, 44.1, 48

768fs

512fs

384fs

256fs

128fs

576fs

88.2, 96

384fs

256fs

192fs

128fs

64fs

176.4, 192

384fs

256fs

192fs

128fs

64fs

Table 15.

Interpolation ratio select

Bit

R/W

RST

Name

Description

4...3

R/W

IR (1...0)

Selects internal interpolation ratio based on input I2S

sample frequency

Table 16.

IR bit settings as a function of input sample rate

Input sample rate Fs (kHz)

IR (1, 0)

1st stage interpolation ratio

2 times over-sampling

44.1

2 times over-sampling

88.2

Pass-Through

176.4

Down-sampling by 2

192

Down-sampling by 2

STA323W Folha de dados(PDF) 35 Page - STMicroelectronics

STA323W Folha de dados(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Folha de dados Download

Ligação URL