74LVC32ABQ datasheet(7/13 Pages) NEXPERIA

7 / 13 page

Nexperia

74LVC32A

Quad 2-input OR gate

10.1. Waveforms and test circuit

mna244

tPHL

tPLH

nA, nB input

nY output

GND

VM = 1.5 V at VCC ≥ 2.7 V

VM = 0.5 × VCC at VCC < 2.7 V.

VOL and VOH are typical output voltage levels that

occur with the output load.

Fig. 7. The input nA, nB to output nY propagation

delays

10 %

90 %

0 V

negative

pulse

positive

pulse

0 V

90 %

10 %

001aaf615

VCC

DUT

PULSE

GENERATOR

Test data is given in Table 8.

Definitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe

capacitance.

RT = Termination resistance should be equal to

output impedance Zo of the pulse generator.

Fig. 8. Test circuit for measuring switching times

Table 8. Test data

Input

Load

Supply voltage

tr, tf

1.2 V

VCC

≤ 2 ns

30 pF

1 kΩ

1.65 V to 1.95 V

VCC

≤ 2 ns

30 pF

1 kΩ

2.3 V to 2.7 V

VCC

≤ 2 ns

30 pF

500 Ω

2.7 V

≤ 2.5 ns

50 pF

500 Ω

3.0 V to 3.6 V

2.7 V

≤ 2.5 ns

50 pF

500 Ω

74LVC32A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 8 — 27 August 2021

7 / 13

74LVC32ABQ Folha de dados(PDF) 7 Page - Nexperia B.V. All rights reserved

74LVC32ABQ Folha de dados(HTML) 7 Page - Nexperia B.V. All rights reserved

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Folha de dados Download

Ligação URL