Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ICS951464 Folha de dados(PDF) 21 Page - Renesas Technology Corp

Nome de Peças ICS951464
Descrição Electrónicos  Programmable System Clock Chip for ATI RS/RD690 K8TM - based Systems
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS951464 Folha de dados(HTML) 21 Page - Renesas Technology Corp

Back Button ICS951464 Datasheet HTML 17Page - Renesas Technology Corp ICS951464 Datasheet HTML 18Page - Renesas Technology Corp ICS951464 Datasheet HTML 19Page - Renesas Technology Corp ICS951464 Datasheet HTML 20Page - Renesas Technology Corp ICS951464 Datasheet HTML 21Page - Renesas Technology Corp ICS951464 Datasheet HTML 22Page - Renesas Technology Corp ICS951464 Datasheet HTML 23Page - Renesas Technology Corp ICS951464 Datasheet HTML 24Page - Renesas Technology Corp ICS951464 Datasheet HTML 25Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 21 / 25 page
background image
IDTTM/ICSTM
Programmable System Clock Chip for ATI RS/RD690 K8TM - based Systems
1211B—09/17/09
ICS951464
IDTTM/ICSTM Programmable System Clock Chip for ATI RS/RD690 K8
TM - based Systems
21
Fig. 1
Shared Pin Operation -
Input/Output Pins
The I/O pins designated by (input/output) on the ICS951464
serve as dual signal functions to the device. During initial
power-up, they act as input pins. The logic level (voltage) that
is present on these pins at this time is read and stored into a
5-bit internal data latch. At the end of Power-On reset, (see
AC characteristics for timing values), the device changes the
mode of operations for these pins to an output function. In this
mode the pins produce the specified buffered clocks to
external loads.
To program (load) the internal configuration register for these
pins, a resistor is connected to either the VDD (logic 1) power
supply or the GND (logic 0) voltage potential. A 10 Kilohm
(10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Figure 1 shows a means of implementing this function when
a switch or 2 pin header is used. With no jumper is installed
Via to
VDD
Clock trace to load
Series Term. Res.
Programming
Header
Via to Gnd
Device
Pad
2K
W
8.2K
W
the pin will be pulled high. With the jumper in place the pin
will be pulled low. If programmability is not necessary, than
only a single resistor is necessary.The programming resistors
should be located close to the series termination resistor to
minimize the current loop area. It is more important to locate
the series termination resistor close to the driver than the
programming resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com