| Os motores de busca de Datasheet de Componentes eletrônicos |
|
HC705JJ7GRS/D Folha de dados(PDF) 166 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705JJ7GRS/D Folha de dados(HTML) 166 Page - NXP Semiconductors |
|
166 / 230 page ![]() Programmable Timer General Release Specification MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0 Programmable Timer A software example of this procedure is shown in Table 11-1. 11.7 Timer Control Register (TCR) The timer control register shown in Figure 11-10, performs the following functions: • Enables input capture interrupts • Enables output compare interrupts • Enables timer overflow interrupts • Controls the active edge polarity of the TCAP signal • Controls the active level of the TCMP output Reset clears all the bits in the TCR with the exception of the IEDG bit which is unaffected. Table 11-1. Output Compare Initialization Example 9B ... ... B7 B6 BF ... ... 9A 16 13 17 SEI ... ... STA LDA STX ... ... CLI OCRH TSR OCRL DISABLE INTERRUPTS ..... ..... INHIBIT OUTPUT COMPARE ARM OCF FLAG FOR CLEARING READY FOR NEXT COMPARE, OCF CLEARED ..... ..... ENABLE INTERRUPTS $0012 Bit 7 654321 Bit 0 Read: ICIE OCIE TOIE 000 IEDG OLVL Write: Reset: 000000 U 0 = Unimplemented U = Unaffected Figure 11-10. Timer Control Register (TCR) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |