| Os motores de busca de Datasheet de Componentes eletrônicos |
|
BT815Q-R Folha de dados(PDF) 53 Page - Bridgetek Pte Ltd. |
|
|
|||||||||||||||||||||||||||||
BT815Q-R Folha de dados(HTML) 53 Page - Bridgetek Pte Ltd. |
|
53 / 64 page ![]() Copyright © Bridgetek Pte Ltd 53 BT81X (815/6) Advanced Embedded Video Engine Datasheet Version 1.0 Document No.: BRT_000220 Clearance No.: BRT#126 6.4.3 RGB Interface Timing Parameter Description Value Units Min Typ Max Tpclk Pixel Clock period 13.9 27.8 ns Tpclkdc Pixel Clock duty cycle 40 50 60 % Td Output delay relative to PCLK rising edge (REG_PCLK_POL=0) or falling edge (REG_PCLK_POL=1). Applied for all the RGB output pins. 4 ns Th Output hold time relative to PCLK rising edge (REG_PCLK_POL=0) or falling edge (REG_PCLK_POL=1). Applied for all the RGB output pins. 0.5 ns Table 6-10 RGB Interface Timing Characteristics Figure 6-2 RGB Interface Timing |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |