Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ICS950402 Folha de dados(PDF) 10 Page - Integrated Circuit Systems

Nome de Peças ICS950402
Descrição Electrónicos  AMD - K8 System Clock Chip
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ICST [Integrated Circuit Systems]
Página de início  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS950402 Folha de dados(HTML) 10 Page - Integrated Circuit Systems

Back Button ICS950402 Datasheet HTML 6Page - Integrated Circuit Systems ICS950402 Datasheet HTML 7Page - Integrated Circuit Systems ICS950402 Datasheet HTML 8Page - Integrated Circuit Systems ICS950402 Datasheet HTML 9Page - Integrated Circuit Systems ICS950402 Datasheet HTML 10Page - Integrated Circuit Systems ICS950402 Datasheet HTML 11Page - Integrated Circuit Systems ICS950402 Datasheet HTML 12Page - Integrated Circuit Systems ICS950402 Datasheet HTML 13Page - Integrated Circuit Systems ICS950402 Datasheet HTML 14Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 19 page
background image
10
ICS950402
0700B—04/30/04
I
2C Table: Output Divider Control Register
Control
Function
Bit 7
Reserved
Reserved
RW
-
-
X
Bit 6
Reserved
Reserved
RW
-
-
X
Bit 5
Reserved
Reserved
RW
-
-
X
Bit 4
Reserved
Reserved
RW
-
-
X
Bit 3
PCIDiv3
RW
X
Bit 2
PCIDiv2
RW
X
Bit 1
PCIDiv1
RW
X
Bit 0
PCIDiv0
RW
X
-
PCI divider ratio can be
configured via these 4
bits individually.
See Table 2: Divider Ratio
Combination Table
-
-
-
-
PWD
-
-
-
Type
0
1
Byte 16
Pin #
Name
Table 2: CPU, HTT & PCI Divider Ratio Combination Table
Bit
00
01
10
11
MSB
00
0000
8
0100
4
1000
8
1100
4
01
0001
12
0101
6
1001
12
1101
6
10
0010
20
0110
10
1010
20
1110
10
11
0011
28
0111
14
1011
28
1111
14
LSB
Address
Div
Address
Div
Address
Div
Address
Div
Divider (3:2)
I
2C Table: Output Divider Control Register
Control
Function
Bit 7
Reserved
Reserved
RW
-
-
X
Bit 6
Reserved
Reserved
RW
-
-
X
Bit 5
HTTINV
HTT Phase Invert
RW
Default
Inverse
X
Bit 4
CPUINV
CPU Phase Invert
RW
Default
Inverse
X
Bit 3
PCI DIV3
RW
X
Bit 2
PCI DIV2
RW
X
Bit 1
PCI DIV1
RW
X
Bit 0
PCI DIV0
RW
X
I
2C Table: Group Skew Control Register
Control
Function
Bit 7
Reserved
Reserved
RW
-
-
X
Bit 6
Reserved
Reserved
RW
-
-
X
Bit 5
Reserved
Reserved
RW
-
-
X
Bit 4
Reserved
Reserved
RW
-
-
X
Bit 3
Reserved
Reserved
RW
-
-
X
Bit 2
Reserved
Reserved
RW
-
-
X
Bit 1
Reserved
Reserved
RW
-
-
X
Bit 0
Reserved
Reserved
RW
-
-
X
-
Byte 18
-
-
-
-
PWD
-
-
-
Name
Type
0
1
-
-
-
Pin #
-
-
-
-
-
Byte 17
Pin #
Name
PWD
Type
0
1
PCI10/HTTCLK3 divider
ratio can be configured
via these 4 bits
See Table 2: Divider Ratio
Combination Table



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com