LCD Level Shifters with VCOM,

NRS Buffers, and High Voltage Edge Detector

ADSY8401

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.326.8703

© 2004 Analog Devices, Inc. All rights reserved.

FEATURES

Complete suite of level shifters

Eight inverting and three complementary level shifters for

LCD timing

High voltage edge detector

Integrated low offset buffer for VCOM drives high capacitive

loads

MUXed input, low offset buffer for 2-level precharge drives

high capacitive loads

High current buffer for precharge provides high current

drive into large capacitive loads

Low power dissipation: 576 mW

Available in 48-lead 7 mm × 7 mm LFCSP E-pad

PRODUCT DESCRIPTION

The ADSY8401 provides fast, 3 V to 15 V level shifters for LCD

panel timing signals. An integrated low offset analog buffer is

capable of driving the high capacitive loads. A 2:1 MUX input,

low offset buffer simplifies application of 2-level precharge

signals. A high current buffer provides high slew rates for large

capacitive loads.

The ADSY8401 is fabricated on ADI’s fast, 26 V XFHV process,

providing fast input logic, high voltage level shifters, and

precision drive amplifiers on the same chip.

The ADSY8401 dissipates 576 mW nominal static power.

The ADSY8401 is offered in a 48-lead 7 mm × 7 mm LFCSP

E-pad package and operates over the commercial temperature

range of 0°C to 85°C.

FUNCTIONAL BLOCK DIAGRAM

ADSY8401

DTCTI

DTCTO

S

R

DI1

DI3

DI4

DI5

DI2

DI6

DI7

DI8

DO1

DO3

DO4

DO5

DO2

DO6

DO7

DO8

8

8

DO9T

DO10T

DO11T

3

3

3

DO9C

DO10C

DO11C

DI9

DI10

DI11

+1

AMPI

AMPO

+1

BFRI

BFRO

DGND

AGNDL

AGND

+1

MUXO

SEL

MUXA

MUXB

GSW

DVCC

AVCCL

AVCC

Figure 1.