Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADUCM4050BCPZ-R7 Folha de dados(PDF) 13 Page - Analog Devices

Nome de Peças ADUCM4050BCPZ-R7
Descrição Electrónicos  Ultra Low Power ARM Cortex-M4F MCU with Integrated Power Management
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADUCM4050BCPZ-R7 Folha de dados(HTML) 13 Page - Analog Devices

Back Button ADUCM4050BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 11Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 12Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 13Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 14Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 15Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 16Page - Analog Devices ADUCM4050BCPZ-R7 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 46 page
background image
Data Sheet
ADuCM4050
Rev. A | Page 13 of 46
TIMING SPECIFICATIONS
Reset Timing
Table 13.
Parameter
Symbol
Min
Typ
Max
Unit
RESET TIMING REQUIREMENTS
SYS_HWRST Asserted Pulse Width Low1
tWRST
4
µs
1
Applies after power-up sequence is complete.
SYS_HWRST
tWRST
Figure 2. Reset Timing
Serial Ports Timing
Table 14.
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
EXTERNAL CLOCK SERIAL PORTS
Timing Requirements
Frame Sync Setup Before SPORT Clock1
tSFSE
5
ns
Externally generated frame sync
in transmit or receive mode
Frame Sync Hold After SPORT Clock1
tHFSE
5
ns
Externally generated frame sync
in transmit or receive mode
Receive Data Setup Before Receive SPORT Clock1
tSDRE
5
ns
Receive Data Hold After SPORT Clock1
tHDRE
8
ns
SPORT Clock Width2
tSCLKW
38.5
ns
SPORT Clock Period2
tSPTCLK
77
ns
Switching Characteristics3
Frame Sync Delay After SPORT Clock
tDFSE
20
ns
Internally generated frame sync in
transmit or receive mode
Frame Sync Hold After SPORT Clock
tHOFSE
2
ns
Internally generated frame sync in
transmit or receive mode
Transmit Data Delay After Transmit SPORT Clock
tDDTE
20
ns
Transmit Data Hold After Transmit SPORT Clock
tHDTE
1
ns
INTERNAL CLOCK SERIAL PORTS
Timing Requirements1
Receive Data Setup Before SPORT Clock
tSDRI
25
ns
Receive Data Hold After SPORT Clock
tHDRI
0
ns
Switching Characteristics
Frame Sync Delay After SPORT Clock3
tDFSI
20
ns
Internally generated frame sync in
transmit or receive mode
Frame Sync Hold After SPORT Clock3
tHOFSI
−8
ns
Internally generated frame sync in
transmit or receive mode
Transmit Data Delay After SPORT Clock3
tDDTI
20
ns
Transmit Data Hold After SPORT Clock3
tHDTI
−7
ns
SPORT Clock Width
tSCLKIW
tPCLK − 1.5
ns
SPORT Clock Period
tSPTCLK
(2 × tPLCK) − 1
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com