Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

SH7041A Folha de dados(PDF) 216 Page - Renesas Technology Corp

Nome de Peças SH7041A
Descrição Electrónicos  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Folha de dados(HTML) 216 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 212Page - Renesas Technology Corp SH7041A Datasheet HTML 213Page - Renesas Technology Corp SH7041A Datasheet HTML 214Page - Renesas Technology Corp SH7041A Datasheet HTML 215Page - Renesas Technology Corp SH7041A Datasheet HTML 216Page - Renesas Technology Corp SH7041A Datasheet HTML 217Page - Renesas Technology Corp SH7041A Datasheet HTML 218Page - Renesas Technology Corp SH7041A Datasheet HTML 219Page - Renesas Technology Corp SH7041A Datasheet HTML 220Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 923 page
background image
178
• Bits 15–6—Reserved: These bits always read as 0. The write value should always be 0.
• Bits 5–4—DRAM Space DMA Single Address Mode Access Wait Specification (DDW1,
DDW0): Specifies the number of waits for DRAM space access during DMA single address
mode accesses. These bits are independent of the DWW and DWR bits of the DCR.
Bit 5 (DDW1)
Bit 4 (DDW0)
Description
0
0
2-cycle (no wait) external wait disabled
(initial value)
1
3-cycle (1 wait) external wait disabled
1
0
4-cycle (2 wait) external wait enabled
1
5-cycle (3 wait) external wait enabled
• Bits 3–0—CS Space DMA Single Address Mode Access Wait Specification (DSW3, DSW2,
DSW1, DSW0): Specifies the number of waits for CS space access (0–15) during DMA single
address mode accesses. These bits are independent of the W bits of the WCR1.
Bit 3
(DSW3)
Bit 2
(DSW2)
Bit 1
(DSW1)
Bit 0
(DSW0)
Description
0000
No wait (external wait input disabled)
0001
1 wait (external wait input enabled)
⋅⋅⋅
1111
15 wait (external wait input enabled) (initial value)
10.2.5
DRAM Area Control Register (DCR)
DCR is a 16-bit read/write register that selects the number of waits, operation mode, number of
address multiplex shifts and the like for DRAM control.
Do not perform any DRAM space accesses before DCR initial settings are completed.
DCR is initialized by power-on resets to H'0000, but is not initialized by manual resets or software
standbys.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com