SST26VF040A-80ISLASHSNVXX datasheet(20/73 Pages) MICROCHIP

20 / 73 page

 2020-2021 Microchip Technology Inc.

DS20006292B-page 20

SST26VF040A

5.8

SPI Quad I/O Read

The SPI Quad I/O Read (SQIOR) instruction supports

frequencies of up to 104 MHz from 2.7V-3.6V and up to

80 MHz from 2.3V-3.6V. SST26VF040A requires the

IOC bit in the Configuration register to be set to ‘1’ prior

to executing the command. Initiate SQIOR by execut-

ing an 8-bit command, EBH. The device then switches

to 4-bit I/O mode for address bits A[23:0], followed by

the Set Mode Configuration bits M[7:0], and two

dummy bytes. CE# must remain active-low for the

duration of the SPI Quad I/O Read. See Figure 5-9 for

the SPI Quad I/O Read sequence.

Following the dummy bytes, the device outputs data

from the specified address location. The device

continually streams data output through all addresses

until terminated by a low-to-high transition on CE#. The

internal Address Pointer automatically increments until

the highest memory address is reached, at which point

the Address Pointer returns to the beginning of the

address space.

The Set Mode Configuration bit M[7:0] indicates if the

next instruction cycle is another SPI Quad I/O Read

command. When M[7:0] = AXH, the device expects the

next continuous instruction to be another read com-

mand, EBH, and does not require the opcode to be

entered again. The host may set the next SQIOR cycle

by driving CE# low, then sending the 4-bit wide input for

address A[23:0], followed by the Set Mode Configura-

tion bits M[7:0], and two dummy cycles. After the two

dummy cycles, the device outputs the data starting

from the specified address location. There are no

restrictions on address location access.

When M[7:0] is any value other than AXH, the device

expects the next instruction initiated to be a command

instruction. To reset/exit the Set Mode configuration,

execute the Reset Quad I/O command, FFH. See

Figure 5-10 for the SPI Quad I/O Mode Read sequence

when M[7:0] = AXH.

FIGURE 5-9:

SPI QUAD I/O READ SEQUENCE

Note:

MSN = Most Significant Nibble, LSN = Least Significant Nibble

A20 A16 A12 A8 A4 A0 M4 M0

CE#

SIO0

SCK

012345678

16 17

MODE 3

MODE 0

910 11

EBH

b4 b0

SIO1

SIO2

SIO3

Address

Data

Byte 0

Dummy

13 14

20 21

b4 b0

A21 A17 A13 A9 A5 A1 M5 M1

b5 b1 b5 b1

A22 A18 A14 A10 A6 A2 M6 M2

b6 b2 b6 b2

A23 A19 A15 A11 A7 A3 M7 M3

b7 b3 b7 b3

Set

Mode

Data

Byte 1

MSN LSN

X X X X

SST26VF040A-80I/SNVXX Folha de dados(PDF) 20 Page - Microchip Technology

SST26VF040A-80I/SNVXX Folha de dados(HTML) 20 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Folha de dados Download

Ligação URL