HCS08 datasheet(84/316 Pages) NXP

84 / 316 page

Chapter 6 Parallel Input/Output Control

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

6.6.2

Port B Registers

Port B is controlled by the registers listed below.

6.6.2.1

Port B Data Register (PTBD)

6.6.2.2

Port B Data Direction Register (PTBDD)

321

PTBD7

PTBD6

PTBD5

PTBD4

PTBD3

PTBD2

PTBD1

PTBD0

Reset:

000

Figure 6-11. Port B Data Register (PTBD)

Table 6-10. PTBD Register Field Descriptions

Field

Description

7:0

PTBD[7:0]

Port B Data Register Bits — For port B pins that are inputs, reads return the logic level on the pin. For port B

pins that are configured as outputs, reads return the last value written to this register.

Writes are latched into all bits of this register. For port B pins that are configured as outputs, the logic level is

driven out the corresponding MCU pin.

Reset forces PTBD to all 0s, but these 0s are not driven out the corresponding pins because reset also configures

all port pins as high-impedance inputs with pull-ups/pull-downs disabled.

321

PTBDD7

PTBDD6

PTBDD5

PTBDD4

PTBDD3

PTBDD2

PTBDD1

PTBDD0

Reset:

000

Figure 6-12. Port B Data Direction Register (PTBDD)

Table 6-11. PTBDD Register Field Descriptions

Field

Description

7:0

PTBDD[7:0]

Data Direction for Port B Bits — These read/write bits control the direction of port B pins and what is read for

PTBD reads.

0 Input (output driver disabled) and reads return the pin value.

1 Output driver enabled for port B bit n and PTBD reads return the contents of PTBDn.

HCS08 Folha de dados(PDF) 84 Page - NXP Semiconductors

HCS08 Folha de dados(HTML) 84 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL