| Os motores de busca de Datasheet de Componentes eletrônicos |
|
USB7216C Folha de dados(PDF) 47 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB7216C Folha de dados(HTML) 47 Page - Microchip Technology |
|
47 / 60 page ![]() 2021 Microchip Technology Inc. DS00003851A-page 47 USB7216C 9.6.3 RESET AND CONFIGURATION STRAP TIMING Figure 9-4 illustrates the RESET_N pin timing requirements and its relation to the configuration strap pins. Assertion of RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to Section 8.11, Resets for additional information on resets. Refer to Section 3.3, Configuration Straps and Programmable Functions for additional information on configuration straps. 9.6.4 POWER-ON OR RESET TO SMBUS SLAVE READY TIMING Figure 9-5 illustrates the SMBus Slave interface readiness in relation to power-on or de-assertion of RESET_N. In order to ensure reliable SMBus slave operation, the SMBus master must allow the bus to remain idle until tSMBUS_RDY timing has been met. The operational levels (Vopp) for the external power supplies are detailed in Section 9.2, Operating Con- ditions**. FIGURE 9-4: RESET_N CONFIGURATION STRAP TIMING TABLE 9-6: RESET_N CONFIGURATION STRAP TIMING Symbol Description Min Typ Max Units trstia RESET_N input assertion time 5 s tcsh Configuration strap pins hold after RESET_N deassertion 1 ms Note: The clock input must be stable prior to RESET_N deassertion. Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 9.6.2, Power-On and Configuration Strap Timing apply. FIGURE 9-5: POWER-ON OR RESET TO SMBUS SLAVE READY TIMING TABLE 9-7: POWER-ON OR RESET TO SMBUS SLAVE READY TIMING Symbol Description Min Typ Max Units tSMBUS_RDY Power-on or RESET_N deassertion to SMBus ready 40 ms RESET_N Configuration Straps trstia tcsh All External Power Supplies & Reset Vopp SMBus SMBus commands accepted (if SMBus slave interface is enabled) SMBus interface not available (slave inter face will stretch clock if addressed) Power-on-Reset SOC_CFG STAGE |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |