7

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PS4051/PS4052/PS4053

17V CMOS Analog Multiplexers/Switches

PS8461

02/16/00

Test Circuits/Timing Diagrams

Figure 1. Transition Time

Figure 2. Switching Times

tr <20ns

tf <20ns

ttrans

VNO7

ON

ttrans

VOUT

VNO0

90%

90%

Logic

Input

Switch

Output

V+

0V

0V

50%

V+

V+

NO7

COM

GND

V-

V+

V-

V-

NO0

ADDC

ADDB

ADDA

INH

NO1-NO6

50

9

300

9

35pF

PS4051

V+

V+

NO3

COM

GND

V-

V+

V-

V-

NO0

ADDB

ADDA

INH

NO1-NO2

50

9

300

9

35pF

PS4052

V+

V+

COM

GND

V-

V-

V+

V-

NO

ADD

INH

NC

50

9

300

9

35pF

PS4053

V+

V+

COM

GND

V-

V+

V-

NO0

ADDX

INH

NOX

50

9

300

9

35pF

tr <20ns

tf <20ns

VOUT

tON

90%

10%

Logic

Input

Switch

Output

V+

0V

0V

50%

PS4051

PS4052

V+

+5V

COM

GND

V-

V+

V-

NO

NC

ADD

INH

50

9

300

9

35pF

V-

PS4053

tOFF

tr <20ns

tf <20ns

VOUT

tON

90%

10%

Logic

Input

Switch

Output

V+

0V

0V

50%

tOFF

V-