DOCSIS 3.1 Power Doubler Amplifier,

45 MHz to 1218 MHz

Data Sheet

ADCA3270

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2021 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

Drop-in replacement for RFCM3327 and RFCM3328

Total composite power: 73 dBmV

High power gain: 25 dB at 1218 MHz

Excellent linearity

Very low distortion

Composite triple beat: −80 dBc typical

Composite second-order: −80 dBc typical

Carrier to intermodulation noise: 59 dB typical

Low noise figure: 3 dB typical at 45 MHz and 4 dB typical at

1218 MHz

Unconditionally stable

Configurable current: 350 mA to 480 mA at 24 V

Temperature monitor

9-terminal thermally enhanced chip array small outline no

lead cavity [LGA_CAV]

APPLICATIONS

45 MHz to 1218 MHz community access television (CATV)

infrastructure amplifier systems

Remote physical layer (PHY)

DOCSIS 3.1 compliant

GENERAL DESCRIPTION

The Analog Devices, Inc., ADCA3270 is a 24 V power doubler,

monolithic microwave IC (MMIC) with 25 dB of power gain.

The device achieves high RF output up to 73 dBmV composite

power under 18 dB tilt conditions by using advanced circuit

design techniques with gallium arsenide (GaAs), pseudomorphic

high electron transistor (pHEMT), and gallium nitride (GaN)

HEMT technologies. The dc current and supply voltage can be

adjusted externally for optimum distortion performance vs.

power consumption over a range of output levels. The

ADCA3270 provides high gain, simplifying the design and

manufacturing of DOCSIS 3.1 infrastructure equipment.

The ADCA3270 is packaged in a 9-terminal thermally

enhanced chip array small outline no lead cavity [LGA_CAV]

with an industry-standard footprint.

FUNCTIONAL BLOCK DIAGRAM

ADCA3270

OUTPUT

GND

TEMPERATURE

MONITOR

TSEN

VCC

NTC

DNC

2

3

6

8

7

INPUT

RFIP

RFIN

RFOP

RFON

VCC

1

4

5

9

Figure 1.