LIS2DW12TR datasheet(39/66 Pages) STMICROELECTRONICS

39 / 66 page

8.6

CTRL3 (22h)

Control register 3 (r/w)

Table 33. Control register 3

ST2

ST1

PP_OD

LIR

H_LACTIVE

SLP_

MODE_SEL

SLP_

MODE_1

Table 34. Control register 3 description

ST[2:1]

Self-test enable. Default value: 00

(00: Self-test disabled; Other: see Table 35. Self-test mode selection)

PP_OD

Push-pull/open-drain selection on interrupt pad. Default value: 0

(0: push-pull; 1: open-drain)

LIR

Latched Interrupt. Switches between latched ('1'-logic) and pulsed ('0'-logic) mode for function source signals

and interrupts routed to pins (wakeup, single/double-tap). Default value: 0

(0: interrupt request not latched; 1: interrupt request latched)

H_LACTIVE

Interrupt active high, low. Default value: 0

(0: active high; 1: active low)

SLP_

MODE_SEL

Single data conversion on demand mode selection:

0: enabled with external trigger on INT2;

1: enabled by I²C/SPI writing SLP_MODE_1 to 1.

SLP_

MODE_1

Single data conversion on demand mode enable. When SLP_MODE_SEL = '1' and this bit is set to '1' logic,

single data conversion on demand mode starts. When XL data are available in the registers, this bit is set to '0'

automatically and the device is ready for another triggered session.

Table 35. Self-test mode selection

ST2

ST1

Self-test mode

Normal mode

Positive sign self-test

Negative sign self-test

LIS2DW12

CTRL3 (22h)

DS11811 - Rev 8

page 39/66

LIS2DW12TR Folha de dados(PDF) 39 Page - STMicroelectronics

LIS2DW12TR Folha de dados(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Folha de dados Download

Ligação URL