USB333X datasheet(27/85 Pages) MICROCHIP

27 / 85 page

 2009 - 2015 Microchip Technology Inc.

DS00001880A-page 27

USB333x

5.4.1.1

ULPI Clock Output Mode

When using ULPI Clock Output Mode, the USB333x generates the 60MHz ULPI clock used by the Link. In this mode,

the REFCLK pin must be driven with the model-specific frequency, and the CLKOUT pin sources the 60MHz ULPI clock

to the Link. When using ULPI Clock Output Mode, the system must not drive the CLKOUT pin following POR or hard-

ware reset with a voltage that exceeds the value of VIH_ED provided in Table 4-4. An example of ULPI Clock Out Mode

is shown in Figure 8-1

After the PLL has locked to the correct frequency, the USB333x generates the 60MHz ULPI clock on the CLKOUT pin,

and de-asserts DIR to indicate that the PLL is locked. The USB333x is set to start the clock within the time specified in

Table 4-3, and it will be accurate to within ±500ppm. For Host applications the ULPI AutoResume bit should be enabled.

This is described in Section 6.4.1.4.

When using ULPI Clock Output Mode, the edges of the reference clock do not need to be aligned in any way to the ULPI

interface signals. There is no need to align the phase of the REFCLK and the CLKOUT.

TABLE 5-2:

REF[1:0] VS. REQUIRED FREQUENCY AT REFCLK (USB3330)

REF[1:0]

REFCLK

Frequency

19.2 MHz

26 MHz

13 MHz

24 MHz

TABLE 5-3:

REF[0] VS. REQUIRED FREQUENCY AT REFCLK (USB3333)

REF[0]

REFCLK

Frequency

19.2 MHz

126 MHz

FIGURE 5-4:

CONFIGURING THE USB333X FOR ULPI CLOCK OUTPUT MODE

CLKOUT

REFCLK

PHY

From PLL

Clock

Source

To PLL

Link

ULPI Clk In

USB333X Folha de dados(PDF) 27 Page - Microchip Technology

USB333X Folha de dados(HTML) 27 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Folha de dados Download

Ligação URL