M95320 datasheet(17/42 Pages) STMICROELECTRONICS

Nome de Peças	M95320

Descrição Electrónicos	32Kbit and 64Kbit Serial SPI Bus EEPROMs With High Speed Clock

PDF	42 Pages

Scroll/Zoom	100%

Fabricante Electrônico	STMICROELECTRONICS [STMicroelectronics]

Página de início	http://www.st.com

Logo

17 / 42 page

17/42

M95640, M95320

(BP1, BP0) bits of the Status Register, are

also hardware protected against data

modification.

Regardless of the order of the two events, the

Hardware Protected Mode (HPM) can be entered:

–

by setting the Status Register Write Disable

(SRWD) bit after driving Write Protect (W) Low

–

or by driving Write Protect (W) Low after

setting the Status Register Write Disable

(SRWD) bit.

The only way to exit the Hardware Protected Mode

(HPM) once entered is to pull Write Protect (W)

High.

If Write Protect (W) is permanently tied High, the

Hardware Protected Mode (HPM) can never be

activated, and only the Software Protected Mode

(SPM), using the Block Protect (BP1, BP0) bits of

the Status Register, can be used.

Table 8. Address Range Bits

Note: b15 to b13 are Don’t Care on the 64 Kbit devices.

b15 to b12 are Don’t Care on the 32 Kbit devices.

Figure 11. Write Status Register (WRSR) Sequence

Device

32 Kbit

Devices

64 Kbit

Devices

Address Bits

A12-A0

A11-A0

AI02282D

3456789 10 11 12 13 14 15

High Impedance

Instruction

Status

765432

MSB

M95320 Folha de dados(PDF) 17 Page - STMicroelectronics

M95320 Folha de dados(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Folha de dados Download

Ligação URL