LTC2000 datasheet(19/54 Pages) AD

19 / 54 page

LTC2000

2000fb

For more information www.linear.com/LTC2000

OPERATION

TIMING DIAGRAMS

SDI

SDO

SCK

t13

t10

Hi-Z

2000 F01

DAP/N, DBP/N

t12

DCKI

t11

2000 F02

t12

t11

DAP/N, DBP/N

t11

DCKI

t12

2000 F03

t11

t12

Figure 1. Serial Interface Timing

Figure 2. LVDS Interface Timing (DCKI_Q = 0, DCK_TADJ = 000)

Figure 3. LVDS Interface Timing (DCKI_Q = 1)

Introduction

The LTC2000 is a family of 2.5Gsps current steering

DACs. Three resolutions (16-, 14-, 11-bit) are available

in a 170-lead BGA package. The LTC2000 features high

output bandwidth and output current, while maintaining

a clean output spectrum with low spurs, making it ideal

for generating high frequency or broadband signals. The

LTC2000 output current is nominally 40mA and is a scaled

(16x) replica of the current flowing out of the FSADJ

pin (nominally 2.5mA). The high output current allows

flexibility in the output impedance, and the high FSADJ

current and low scaling factor give excellent close-in

phase noise performance.

The LTC2000 has two 16-, 14-, 11-bit wide LVDS or

DHSTL-compatible parallel data input ports (DAP/N,

DBP/N). Each data input port is capable of receiving two’s

complement data at up to 1.25Gbps using a double data

rate (DDR) data input clock (DCKIP/N) at up to 625MHz.

The DDR data input clock may be either in quadrature or

in phase with the data arriving on the data input ports.

LTC2000 Folha de dados(PDF) 19 Page - Analog Devices

LTC2000 Folha de dados(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Folha de dados Download

Ligação URL