AD9554 datasheet(40/116 Pages) AD

Nome de Peças	AD9554

Descrição Electrónicos	Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator

PDF	116 Pages

Scroll/Zoom	100%

Fabricante Electrônico	AD [Analog Devices]

Página de início	http://www.analog.com

Logo

40 / 116 page

AD9554

Data Sheet

Rev. D | Page 40 of 116

System Clock Stability Timer

Because multiple blocks inside the AD9554 depend on the system

clock being at a known frequency, the system clock must be stable

before activating the monitors. At initial power-up, the system

clock status is not known; therefore, it is reported as being unstable.

After the system clock registers have been programmed and the

SYSCLK VCO has been calibrated, the system clock PLL locks

shortly thereafter.

When the SYSCLK PLL locks, a timer runs for the duration

stored in the system clock stability period registers. If the locked

condition is violated any time during this waiting period, the timer

is reset and halted until a locked condition is reestablished. After

the specified period elapses, the internal logic of the AD9554

reports the system clock as stable.

Note that any time the system clock stability timer is changed in

The system clock stability timer starts counting when the next

IO_UDATE is issued (assuming that the system clock PLL is

locked).

AD9554 Folha de dados(PDF) 40 Page - Analog Devices