Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MPC9894 Folha de dados(PDF) 21 Page - List of Unclassifed Manufacturers

Nome de Peças MPC9894
Descrição Electrónicos  Quad Input Redundant IDCS Clock Generator
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ETC [List of Unclassifed Manufacturers]
Página de início  
Logo ETC - List of Unclassifed Manufacturers

MPC9894 Folha de dados(HTML) 21 Page - List of Unclassifed Manufacturers

Back Button MPC9894 Datasheet HTML 17Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 18Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 19Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 20Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 21Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 22Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 23Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 24Page - List of Unclassifed Manufacturers MPC9894 Datasheet HTML 25Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
Advanced Clock Drivers Devices
Freescale Semiconductor
21
MPC9894
VDD = 3.3 V ±5%, VDDAB,CD,IC = 3.3 V ±5% or VDDAB,CD,IC = 2.5 V ±5%
MR
and PLL Lock
tLOCK
Maximum PLL Lock Time
10
µs
treset_ref
MR
hold time on power up
2
ps
treset_pulse
MR
hold time
100
ns
1. AC characteristics are design targets and pending characterization.
2. AC characteristics apply for parallel output termination of 50
Ω to VTT.
3. In bypass mode, the MPC9894 divides the input reference clock.
4. The input reference frequency must match the VCO lock range divided by the total feedback divider ratio: fREF =(fVCO ÷ M) ⋅ N.
5. All Input Clock frequencies must be within this value to guarantee smooth phase transition on input clock switch.
6. VPP is the minimum differential input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.
7. VPP, OK is the minimum differential input voltage swing required for a valid clock signal. Above VPP, OK the input will be detected as a good
clock (see IDCS).
8. VPP, NOK is the maximum differential input voltage swing for a guaranteed bad clock. Below VPP, NOK the input will be detected as a failed
clock (see IDCS).
9. VDDAB =VDDCD
10. Rate of period change is the maximum change of the clock output signal period T per cycle on a IDCS commanded switch.
11. Rate of period change is the maximum change of the clock output signal period T per cycle on a IDCS commanded switch.
12. –3 dB point of PLL transfer characteristics.
Table 39. AC Characteristics (TJ = –40°C to +110°C)(1) (2) (Continued)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
Z=50
Ω
RT = 50
Ω
VTT
DUT MPC9894
Z=50
Ω
Differential
Pulse Generator
Z=50
Ω
RT = 50
Ω
VTT
Figure 7. MPC9894 AC Test Reference (Media = 0)
Figure 8 . MPC9894 AC Test Reference (Media = 1)
Z=50
Ω
RT = 100
Ω
DUT MPC9894
Z=50
Ω
Differential
Pulse Generator
Z=50
Ω
RT = 50
Ω
VTT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com