CS8952 datasheet(64/82 Pages) CIRRUS

64 / 82 page

CS8952

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

TX_NRZ+/- termination components should be

placed as close to the fiber transceiver as possible,

while RX_NRZ+/- and SIGNAL+/- termination

components should be placed close to the CS8952.

The CS8952 100BASE-FX interface IO pins

(TX_NRZ+, TX_NRZ-, RX_NRZ+, RX_NRZ-,

SIGNAL+, and SIGNAL-) may be left unconnect-

ed if a fiber interface is not used.

7.3

Internal Voltage Reference

A 4.99 k

Ω biasing resistor must be connected be-

tween the CS8952 RES pin and ground. This resis-

tor biases the internal analog circuits of the CS8952

and should be placed as close as possible to RES

pin. Connect the other end of this resistor directly

to the ground plane. Connect the adjacent CS8952

ground pins (pins 85 and 87) to the grounded end of

the resistor forming a “shield” around the RES con-

nection.

7.4

Clocking Schemes

The CS8952 may be clocked using one of three

possible schemes: using a 25 MHz crystal and the

internal oscillator, using an external oscillator sup-

1 µH

Ferrite Bead

0.1 µF

1µH

Ferrite Bead

0.1 µF

Ω

191

Ω

130

Ω

SIGNAL-

SIGNAL+

TX_NRZ-

TX_NRZ+

RX_NRZ-

RX_NRZ+

CS8952

49.9

Ω

49.9

Ω

63.4

Ω

0.1 µF

Ω

130

Ω

130

Ω

TD-

TD+

RD-

RD+

RxV

TxV

RxV

TxV

HFBR-5103

FIBER TRANS.

Figure 7. Recommended Connection of Fiber Port

CS8952 Folha de dados(PDF) 64 Page - Cirrus Logic

CS8952 Folha de dados(HTML) 64 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Folha de dados Download

Ligação URL