Features ■ Low-cost, low-power CPLD
■ Instant-on, non-volatile architecture
■ Standby current as low as 2 mA
■ Provides fast propagation delay and clock-to-output times
■ Provides four global clocks with two clocks available per logic array
block (LAB)
■ UFM block up to 8 Kbits for non-volatile storage
■ MultiVolt core enabling external supply voltages to the device of
either 3.3 V/2.5 V or 1.8 V
■ MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic
levels
■ Bus-friendly architecture including programmable slew rate, drive
strength, bus-hold, and programmable pull-up resistors
■ Schmitt triggers enabling noise tolerant inputs (programmable per
pin)
■ Fully compliant with the Peripheral Component Interconnect Special
Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for
3.3-V operation at 66 MHz
■ Supports hot-socketing
■ Built-in Joint Test Action Group (JTAG) boundary-scan test (BST)
circuitry compliant with IEEE Std. 1149.1-1990
■ ISP circuitry compliant with IEEE Std. 1532