PIC18F2680ISPSQTP datasheet(391/482 Pages) MICROCHIP

391 / 482 page

Preliminary

DS39625C-page 389

PIC18F2585/2680/4585/4680

NEGF

Negate f

Syntax:

NEGF

f {,a}

Operands:

≤ f ≤ 255

∈ [0,1]

Operation:

( f ) + 1

→ f

Status Affected:

N, OV, C, DC, Z

Encoding:

0110

110a

ffff

Description:

Location ‘f’ is negated using two’s

complement. The result is placed in the

data memory location ‘f’.

If ‘a’ is ‘0’, the Access Bank is selected.

If ‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh). See

Section 25.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode” for details.

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write

Example:

NEGF

REG, 1

Before Instruction

REG

0011 1010

[3Ah]

After Instruction

REG

1100 0110

[C6h]

NOP

No Operation

Syntax:

NOP

Operands:

None

Operation:

No operation

Status Affected:

None

Encoding:

0000

1111

0000

xxxx

0000

xxxx

0000

xxxx

Description:

No operation.

Words:

Cycles:

Q Cycle Activity:

Decode

operation

Example:

None.

PIC18F2680ISPSQTP Folha de dados(PDF) 391 Page - Microchip Technology

PIC18F2680ISPSQTP Folha de dados(HTML) 391 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL