Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

H8SX/1663 Folha de dados(PDF) 1045 Page - Renesas Technology Corp

Nome de Peças H8SX/1663
Descrição Electrónicos  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 Folha de dados(HTML) 1045 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 1041Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1042Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1043Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1044Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1045Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1046Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1047Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1048Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1049Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1045 / 1158 page
background image
Section 23 Power-Down Modes
Rev.1.00 Jun. 07, 2006 Page 993 of 1102
REJ09B0294-0100
23.11
Usage Notes
23.11.1
I/O Port Status
In software standby mode, the I/O port states are retained. Therefore, there is no reduction in
current consumption for the output current when a high-level signal is output.
23.11.2
Current Consumption during Oscillation Settling Standby Period
Current consumption increases during the oscillation settling standby period.
23.11.3
Module Stop Mode of DMAC or DTC
Depending on the operating state of the DMAC and DTC, bits MSTPA13 and MSTPA12 may not
be set to 1, respectively. The module stop state setting for the DMAC or DTC should be
performed only when the DMAC or DTC is not activated.
For details, refer to section 7, DMA Controller (DMAC), and section 8, Data Transfer Controller
(DTC).
23.11.4
On-Chip Peripheral Module Interrupts
Relevant interrupt operations cannot be performed in the module stop state. Consequently, if the
module stop state is entered when an interrupt has been requested, it will not be possible to clear
the CPU interrupt source or the DMAC or DTC activation source. Interrupts should therefore be
disabled before entering the module stop state.
23.11.5
Writing to MSTPCRA, MSTPCRB, and MSTPCRC
MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com