Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ST92141 Folha de dados(PDF) 124 Page - STMicroelectronics

Nome de Peças ST92141
Descrição Electrónicos  8/16-BIT MCU FOR 3-PHASE AC MOTOR CONTROL
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92141 Folha de dados(HTML) 124 Page - STMicroelectronics

Back Button ST92141 Datasheet HTML 120Page - STMicroelectronics ST92141 Datasheet HTML 121Page - STMicroelectronics ST92141 Datasheet HTML 122Page - STMicroelectronics ST92141 Datasheet HTML 123Page - STMicroelectronics ST92141 Datasheet HTML 124Page - STMicroelectronics ST92141 Datasheet HTML 125Page - STMicroelectronics ST92141 Datasheet HTML 126Page - STMicroelectronics ST92141 Datasheet HTML 127Page - STMicroelectronics ST92141 Datasheet HTML 128Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 179 page
background image
124/179
ST92141 - 3-PHASE INDUCTION MOTOR CONTROLLER (IMC)
INDUCTION MOTOR CONTROLLER (Cont’d)
7.4.7 NMI management
Figure 71 shows how the external input NMI signal
is managed by the IMC peripheral.
After an ST9 reset, the NMIE bit in the PCR1 reg-
ister is cleared, which means that NMI signal com-
ing from the external pin is sent, as is, to the ST9
core without affecting the IMC peripheral.
If the NMIE bit is set, when an NMI event occurs
on the external pin, it will be acknowledged (de-
pending on the value of the NMIL bit in the PSR
register). In this case:
– The NMI bit in the IMCIVR register is set
– The dedicated output pins of the IMC are put in
high impedance
– A high level signal is sent to the ST9 Top Level
interrupt
– The OPE bit is cleared (as the NMI interrupt sig-
nal is no longer active)
Notes:
1. Because the signal to the ST9 top level interrupt
is active high, the TLTEV bit in the EIVR register
must be set.
2. When the user wants to leave the NMI interrupt
routine, it is strongly recommended to verify, be-
fore leaving the routine, that the NMI pending bit
(bit 3 of IMCIVR) is really at “0”. To do this, the
user can try to write the NMI pending bit to “0” re-
peatedly until it has successfully been cleared.
The NMI pending bit in IMCIVR register can be
written to “0” only if the external NMI signal is no
longer active. This makes sure that no NMI event
will be lost. If the user leaves the NMI interrupt rou-
tine without clearing the NMI pending bit, no other
NMI interrupt can be issued afterwards because
the ST9 top level interrupt is edge sensitive.
Figure 71. NMI management by the IMC peripheral
0
1
NMIE
bit
NMI
bit
Level
selection
NMIL
bit
NMI to ST9 core
NMI from EXT pin
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com